|
|
5d64b65212
|
data path: replace instruction register with D-latch
|
2024-11-17 02:38:11 -08:00 |
|
|
|
ff6e7792f4
|
misc: fix unconnected port warnings for ALU and TWOSCOMP
|
2024-11-12 13:11:48 -08:00 |
|
|
|
9584db84fd
|
logic: add 32-bit register with parameterized preset pattern
|
2024-11-12 13:11:45 -08:00 |
|
|
|
3091103f81
|
lab-07: gate level model for 32-bit register
Gate level implementation for the following components:
- SR_LATCH
- D_LATCH
- D_FF
- REG1
- REG32
|
2024-10-19 18:39:30 -07:00 |
|
|
|
cce0c524d9
|
lab-06: gate level model for Arithmetic & Logic Unit
Gate level implementation for the following components:
- ALU
- MUX32_16x1
|
2024-10-19 18:39:23 -07:00 |
|
|
|
1ab4ea027d
|
lab-05: gate level model for 32-bit barrel shifter
Gate level implementation for the following components:
- SHIFT32_L
- SHIFT32_R
- BARREL_SHIFTER32
- SHIFT32
|
2024-10-19 18:39:16 -07:00 |
|
|
|
597e245641
|
lab-03: gate level model for 64-bit ripple carry adder and 32/64-bit twos complement
Gate level implementation for the following components:
- RC_ADD_SUB_64
- TWOSCOMP64
- TWOSCOMP32
|
2024-10-03 21:30:23 -07:00 |
|
|
|
5520d6d716
|
initial commit
|
2024-10-01 10:39:56 -07:00 |
|
