Iurii Tatishchev 5520d6d716 initial commit

2024-10-01 10:39:56 -07:00

DOC

initial commit

2024-10-01 10:39:56 -07:00

GOLDEN

initial commit

2024-10-01 10:39:56 -07:00

TESTBENCH

initial commit

2024-10-01 10:39:56 -07:00

.gitignore

initial commit

2024-10-01 10:39:56 -07:00

alu.v

initial commit

2024-10-01 10:39:56 -07:00

barrel_shifter.v

initial commit

2024-10-01 10:39:56 -07:00

clk_gen.v

initial commit

2024-10-01 10:39:56 -07:00

control_unit.v

initial commit

2024-10-01 10:39:56 -07:00

da_vinci.v

initial commit

2024-10-01 10:39:56 -07:00

data_path.v

initial commit

2024-10-01 10:39:56 -07:00

full_adder.v

initial commit

2024-10-01 10:39:56 -07:00

half_adder.v

initial commit

2024-10-01 10:39:56 -07:00

logic_32_bit.v

initial commit

2024-10-01 10:39:56 -07:00

logic.v

initial commit

2024-10-01 10:39:56 -07:00

memory.v

initial commit

2024-10-01 10:39:56 -07:00

mult.v

initial commit

2024-10-01 10:39:56 -07:00

mux.v

initial commit

2024-10-01 10:39:56 -07:00

prj_definition.v

initial commit

2024-10-01 10:39:56 -07:00

processor.v

initial commit

2024-10-01 10:39:56 -07:00

rc_add_sub_32.v

initial commit

2024-10-01 10:39:56 -07:00

register_file.v

initial commit

2024-10-01 10:39:56 -07:00

Description

CS147DV instruction set implementation in Verilog

348 KiB

Languages

Verilog 96%

Coq 4%