|
|
cce0c524d9
|
lab-06: gate level model for Arithmetic & Logic Unit
Gate level implementation for the following components:
- ALU
- MUX32_16x1
|
2024-10-19 18:39:23 -07:00 |
|
|
|
1ab4ea027d
|
lab-05: gate level model for 32-bit barrel shifter
Gate level implementation for the following components:
- SHIFT32_L
- SHIFT32_R
- BARREL_SHIFTER32
- SHIFT32
|
2024-10-19 18:39:16 -07:00 |
|
|
|
597e245641
|
lab-03: gate level model for 64-bit ripple carry adder and 32/64-bit twos complement
Gate level implementation for the following components:
- RC_ADD_SUB_64
- TWOSCOMP64
- TWOSCOMP32
|
2024-10-03 21:30:23 -07:00 |
|
|
|
5520d6d716
|
initial commit
|
2024-10-01 10:39:56 -07:00 |
|
