Yuri Tatishchev f4a3e3bb8b lab-03: clean up twos complement modules

2024-10-03 21:14:33 -07:00

DOC

initial commit

2024-10-01 10:39:56 -07:00

GOLDEN

initial commit

2024-10-01 10:39:56 -07:00

TESTBENCH

initial commit

2024-10-01 10:39:56 -07:00

.gitignore

initial commit

2024-10-01 10:39:56 -07:00

alu.v

initial commit

2024-10-01 10:39:56 -07:00

barrel_shifter.v

initial commit

2024-10-01 10:39:56 -07:00

clk_gen.v

initial commit

2024-10-01 10:39:56 -07:00

control_unit.v

initial commit

2024-10-01 10:39:56 -07:00

da_vinci.v

initial commit

2024-10-01 10:39:56 -07:00

data_path.v

initial commit

2024-10-01 10:39:56 -07:00

full_adder.v

implement a Verilog gate level model for ripple carry adder subtractor

2024-10-01 20:42:02 -07:00

half_adder.v

implement a Verilog gate level model for ripple carry adder subtractor

2024-10-01 20:42:02 -07:00

logic_32_bit.v

implement a Verilog gate level model for 32-bit basic logic gates

2024-10-01 10:44:45 -07:00

logic.v

lab-03: clean up twos complement modules

2024-10-03 21:14:33 -07:00

memory.v

initial commit

2024-10-01 10:39:56 -07:00

mult.v

initial commit

2024-10-01 10:39:56 -07:00

mux.v

initial commit

2024-10-01 10:39:56 -07:00

prj_definition.v

initial commit

2024-10-01 10:39:56 -07:00

processor.v

initial commit

2024-10-01 10:39:56 -07:00

rc_add_sub_32.v

lab-02: fix behavioral xor statement in RC_ADD_SUB modules

2024-10-03 20:25:36 -07:00

register_file.v

initial commit

2024-10-01 10:39:56 -07:00

Description

CS147DV instruction set implementation in Verilog

348 KiB

Languages

Verilog 96%

Coq 4%