CaZzzer d217faf166 (WIP): SR Latch

2024-10-19 15:20:23 -07:00

DOC

initial commit

2024-10-01 10:39:56 -07:00

GOLDEN

initial commit

2024-10-01 10:39:56 -07:00

TESTBENCH

lab-04 (WIP): unsigned mult working

2024-10-08 14:48:44 -07:00

.gitignore

initial commit

2024-10-01 10:39:56 -07:00

alu.v

lab-06: gate level model for Arithmetic & Logic Unit

2024-10-10 19:00:03 -07:00

barrel_shifter.v

lab-05: gate level model for 32-bit barrel shifter

2024-10-10 13:31:00 -07:00

clk_gen.v

initial commit

2024-10-01 10:39:56 -07:00

control_unit.v

initial commit

2024-10-01 10:39:56 -07:00

da_vinci.v

initial commit

2024-10-01 10:39:56 -07:00

data_path.v

initial commit

2024-10-01 10:39:56 -07:00

full_adder.v

lab-02: gate level model for ripple carry adder subtractor

2024-10-03 21:30:09 -07:00

half_adder.v

lab-02: gate level model for ripple carry adder subtractor

2024-10-03 21:30:09 -07:00

logic_32_bit.v

lab-04 (WIP): unsigned mult working

2024-10-08 14:48:44 -07:00

logic.v

(WIP): SR Latch

2024-10-19 15:20:23 -07:00

memory.v

initial commit

2024-10-01 10:39:56 -07:00

mult.v

lab-04: signed mult working

2024-10-08 16:00:01 -07:00

mux.v

lab-06: gate level model for Arithmetic & Logic Unit

2024-10-10 19:00:03 -07:00

prj_definition.v

initial commit

2024-10-01 10:39:56 -07:00

processor.v

initial commit

2024-10-01 10:39:56 -07:00

rc_add_sub_32.v

lab-02: gate level model for ripple carry adder subtractor

2024-10-03 21:30:09 -07:00

register_file.v

initial commit

2024-10-01 10:39:56 -07:00

S

Description

CS147DV instruction set implementation in Verilog

348 KiB

Languages

Verilog 96.1%

Coq 3.9%