initial commit
This commit is contained in:
40
TESTBENCH/full_adder_tb.v
Normal file
40
TESTBENCH/full_adder_tb.v
Normal file
@@ -0,0 +1,40 @@
|
||||
// Name: full_adder_tb.v
|
||||
// Module: FULL_ADDER_TB
|
||||
//
|
||||
// Notes: - Testbench for full adder
|
||||
//
|
||||
// Revision History:
|
||||
//
|
||||
// Version Date Who email note
|
||||
//------------------------------------------------------------------------------------------
|
||||
// 1.0 Sep 10, 2014 Kaushik Patra kpatra@sjsu.edu Initial creation
|
||||
//------------------------------------------------------------------------------------------
|
||||
`include "../prj_definition.v"
|
||||
|
||||
module FULL_ADDER_TB;
|
||||
reg A, B, CI;
|
||||
wire S, CO;
|
||||
|
||||
reg [`DATA_INDEX_LIMIT:0] result[0:7];
|
||||
|
||||
integer i;
|
||||
|
||||
FULL_ADDER fa_inst(.S(S), .CO(CO), .A(A), .B(B), .CI(CI));
|
||||
|
||||
initial
|
||||
begin
|
||||
A=0; B=0; CI=0;
|
||||
#1 result[0] = 32'h00000000 | {CO,S};
|
||||
|
||||
for(i=1; i<8; i=i+1)
|
||||
begin
|
||||
#1 CI=i[2]; A=i[1]; B=i[0];
|
||||
#1 result[i] = 32'h00000000 | {CO,S};
|
||||
end
|
||||
|
||||
#1
|
||||
$writememh("./OUTPUT/full_adder.out",result);
|
||||
$stop;
|
||||
|
||||
end
|
||||
endmodule
|
||||
Reference in New Issue
Block a user