71 lines
2.7 KiB
Verilog
71 lines
2.7 KiB
Verilog
// Name: register_file.v
|
|
// Module: REGISTER_FILE_32x32
|
|
// Input: DATA_W : Data to be written at address ADDR_W
|
|
// ADDR_W : Address of the memory location to be written
|
|
// ADDR_R1 : Address of the memory location to be read for DATA_R1
|
|
// ADDR_R2 : Address of the memory location to be read for DATA_R2
|
|
// READ : Read signal
|
|
// WRITE : Write signal
|
|
// CLK : Clock signal
|
|
// RST : Reset signal
|
|
// Output: DATA_R1 : Data at ADDR_R1 address
|
|
// DATA_R2 : Data at ADDR_R1 address
|
|
//
|
|
// Notes: - 32 bit word accessible dual read register file having 32 regsisters.
|
|
// - Reset is done at -ve edge of the RST signal
|
|
// - Rest of the operation is done at the +ve edge of the CLK signal
|
|
// - Read operation is done if READ=1 and WRITE=0
|
|
// - Write operation is done if WRITE=1 and READ=0
|
|
// - X is the value at DATA_R* if both READ and WRITE are 0 or 1
|
|
//
|
|
// Revision History:
|
|
//
|
|
// Version Date Who email note
|
|
//------------------------------------------------------------------------------------------
|
|
// 1.0 Sep 10, 2014 Kaushik Patra kpatra@sjsu.edu Initial creation
|
|
//------------------------------------------------------------------------------------------
|
|
//
|
|
`include "prj_definition.v"
|
|
|
|
// This is going to be +ve edge clock triggered register file.
|
|
// Reset on RST=0
|
|
module REGISTER_FILE_32x32(DATA_R1, DATA_R2, ADDR_R1, ADDR_R2,
|
|
DATA_W, ADDR_W, READ, WRITE, CLK, RST);
|
|
|
|
// input list
|
|
input READ, WRITE, CLK, RST;
|
|
input [`DATA_INDEX_LIMIT:0] DATA_W;
|
|
input [`REG_ADDR_INDEX_LIMIT:0] ADDR_R1, ADDR_R2, ADDR_W;
|
|
|
|
// output list
|
|
output [`DATA_INDEX_LIMIT:0] DATA_R1;
|
|
output [`DATA_INDEX_LIMIT:0] DATA_R2;
|
|
|
|
wire [31:0] Q [31:0];
|
|
wire [31:0] r_write_sel, r_write;
|
|
DECODER_5x32 d_write(r_write_sel, ADDR_W);
|
|
|
|
// only write when WRITE=1
|
|
and write_active [31:0] (r_write, r_write_sel, WRITE);
|
|
|
|
REG32 r[31:0] (Q, DATA_W, r_write, CLK, RST);
|
|
|
|
wire [31:0] r1, r2;
|
|
MUX32_32x1 mux_r1(r1, Q[0], Q[1], Q[2], Q[3], Q[4], Q[5], Q[6], Q[7],
|
|
Q[8], Q[9], Q[10], Q[11], Q[12], Q[13], Q[14], Q[15],
|
|
Q[16], Q[17], Q[18], Q[19], Q[20], Q[21], Q[22], Q[23],
|
|
Q[24], Q[25], Q[26], Q[27], Q[28], Q[29], Q[30], Q[31],
|
|
ADDR_R1
|
|
);
|
|
MUX32_32x1 mux_r2(r2, Q[0], Q[1], Q[2], Q[3], Q[4], Q[5], Q[6], Q[7],
|
|
Q[8], Q[9], Q[10], Q[11], Q[12], Q[13], Q[14], Q[15],
|
|
Q[16], Q[17], Q[18], Q[19], Q[20], Q[21], Q[22], Q[23],
|
|
Q[24], Q[25], Q[26], Q[27], Q[28], Q[29], Q[30], Q[31],
|
|
ADDR_R2
|
|
);
|
|
|
|
MUX32_2x1 mux_out1(DATA_R1, {32{1'bZ}}, r1, READ);
|
|
MUX32_2x1 mux_out2(DATA_R2, {32{1'bZ}}, r2, READ);
|
|
|
|
endmodule
|