Yuri Tatishchev a125ae533b

lab-08: gate level model for 32x32-bit register file ...

Gate level implementation for the following components:
- DECODER_5x32
- MUX32_32x1
- REGISTER_FILE_32x32

Additional tests added in register file testbench.

2024-10-19 18:32:08 -07:00

..

alu_tb.v

initial commit

2024-10-01 10:39:56 -07:00

barrel_shifter_tb.v

initial commit

2024-10-01 10:39:56 -07:00

da_vinci_tb.v

initial commit

2024-10-01 10:39:56 -07:00

full_adder_tb.v

initial commit

2024-10-01 10:39:56 -07:00

half_adder_tb.v

initial commit

2024-10-01 10:39:56 -07:00

logic_32_bit_tb.v

initial commit

2024-10-01 10:39:56 -07:00

logic_tb.v

initial commit

2024-10-01 10:39:56 -07:00

mem_64MB_tb.v

initial commit

2024-10-01 10:39:56 -07:00

mult_tb.v

lab-04 (WIP): unsigned mult working

2024-10-08 14:48:44 -07:00

mux_tb.v

initial commit

2024-10-01 10:39:56 -07:00

rc_add_sub_32_tb.v

initial commit

2024-10-01 10:39:56 -07:00

register_file_tb.v

lab-08: gate level model for 32x32-bit register file

2024-10-19 18:32:08 -07:00